

## CLAIMS

What is claimed is:

- 1 1. A computer system comprising a memory controller that includes a slot-based  
2 controller, wherein the slot-based controller is adaptable to launch a packet that  
3 straddles a first fixed packet slot and a second fixed packet slot.
- 1 2. The computer system of claim 1 wherein the packet launch position is advanced  
2 one half of a slot position relative second fixed packet slot.
- 1 3. The computer system of claim 1 wherein the packet is tagged with an attribute  
2 that indicates that the packet is straddling the first fixed packet slot and the second fixed  
3 packet slot.
- 1 4. The computer system of claim 3 wherein the attribute is a Rambus clock offset.
- 1 5. The computer system of claim 1 wherein the packet is a Rambus control packet.
- 1 6. The computer system of claim 1 wherein the memory controller further comprises  
2 a Rambus Asic Cell (RAC), wherein the RAC interfaces with a high frequency expansion  
3 channel.
- 1 7. The computer system of claim 6 wherein the slot-based controller comprises:  
2 a scheduler;  
3 a rules checker coupled to the scheduler;  
4 a future packet queue coupled to the scheduler and the rules checker; and  
5 a past packet queue coupled to the future packet queue, the scheduler and the  
6 rules checker.





